Regviz

Espressif Systems /ESP32-C2 /EXTMEM /CACHE_SYNC_INT_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHE_SYNC_INT_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C2/EXTMEM/CACHE_SYNC_INT_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ICACHE_SYNC_INT_ST)ICACHE_SYNC_INT_ST 0 (ICACHE_SYNC_INT_ENA)ICACHE_SYNC_INT_ENA 0 (ICACHE_SYNC_INT_CLR)ICACHE_SYNC_INT_CLR

Description

This description will be updated in the near future.

Fields

ICACHE_SYNC_INT_ST

The bit is used to indicate the interrupt by icache sync done.
ICACHE_SYNC_INT_ENA

The bit is used to enable the interrupt by icache sync done.
ICACHE_SYNC_INT_CLR

The bit is used to clear the interrupt by icache sync done.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data